A Bu er-Oriented Methodology for Microarchitecture Validation

نویسندگان

  • Noppanunt Utamaphethai
  • John Paul Shen
چکیده

We propose a methodology for validating microarchitecture speciications. We view microarchitecture features as speciic operations on entries of various buuers in the processor. Our validation approach is to determine the functionality of a buuer type, model its operations at the microarchitecture level using abstract nite state machine (FSM) models, and rigorously generate instruction sequences that systematically exercise the model of each instance of that buuer type. A high-level test sequence is derived based on the abstract FSM model using FSM testing techniques, and then translated to a test program that exercises the functionality of each buuer entry. This methodology is applied to the microarchitecture speciications of the PowerPC 604. The eeectiveness of the sequences generated using our methodology is compared with that of some real and randomly-generated programs. Simulation results show that all targeted FSM transitions are covered by our sequences with 1000X and at least 3X fewer instructions than real and randomly-generated programs, respectively.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

E ectiveness Evaluation of the Bu er - Oriented MicroarchitectureValidation

In this paper, we evaluate the eeectiveness of the buuer-oriented microarchitecture validation methodology 1, 4, 5]. A list of design faults suggested by our industrial collaborator 2, 3] is used and investigated to determine if they can be detected by our generated validation sequences. Two metrics are used to determine the detection of the design faults: Functional deviation (f) is deened as ...

متن کامل

A Buffer-Oriented Methodology for Microarchitecture Validation

We propose a methodology for validating microarchitecture specifications. We view microarchitecture features as specific operations on entries of various buffers in the processor. Our validation approach is to determine the functionality of a buffer type, model its operations at the microarchitecture level using abstract finite state machine (FSM) models, and rigorously generate instruction seq...

متن کامل

Analyzing Programs for Vulnerability to Bu er Overrun Attacks

This paper presents an approach for analyzing security-critical software for vulnerability to bu er overrun attacks. In practice, bu er overruns are a commonly exploited attack against security-critical software systems. Bu er overrun attacks are made possible by aws in designing and implementing software. This paper describes a software analysis tool that dynamically analyzes software source c...

متن کامل

Validation of Speculative and Out - of - order ExecutionMicroarchitecture 1

We validate speculative and out-of-order execution microarchitecture using an ATPG-like methodology. The validation methodology uses FSM models derived from microarchitecture speciications. Complete transition tours are generated from the FSM models to obtain a high-level test sequence. Small assembly sequences associated with each FSM transition are used to translate FSM testing sequences into...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999